JP.2570523.B

* NOTICES *

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.*** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

......

CLAIMS

(57) [Claim(s)]

[Claim 1] The 1st and 2nd transistors by which both :drain electrodes were connected to the 1st power source in the current detector using two or more FET transistors, and both gate electrodes were connected to the input signal terminal;

Constant current source connected between the source electrode of said 1st transistor, and the 2nd power source;

Electrical-potential-difference comparator by which one input was connected to the source electrode of said 1st transistor, and the input of another side was connected to the source electrode and output terminal of said 2nd transistor;

The current detector characterized by detecting stably an excess of a predetermined value of the output current which flows said output terminal by comparing the potential of a preparation and the source electrode of said 2nd transistor with the potential of the source electrode of said 1st transistor.

DETAILED DESCRIPTION

[Detailed Description of the Invention] [0001]

[Industrial Application] This invention relates to a current detector. It is the circuit which used power metal-oxide semiconductor field effect transistor for the detail more, and is related with the highly precise current detector which detects that the output current exceeded the maximum allowed value, and intercepts MOSFET.

[0002]

[Description of the Prior Art] Conventionally, there was a circuit as shown in <u>drawing 1</u> as a current detector the voltage regulator using power metal-oxide semiconductor field effect transistor, and for Motor Driver. two juxtaposition n channel MOS FET transistors M1 which made the current detector 10 in the monolithic device as shown in this drawing, and M2 from -- it changes. MOSFET transistor M1 for detection which is the 1st transistor A drain electrode is the output current (load current) Io. Output terminal Po to receive Connecting, a gate electrode is the input signal terminal Vg. Connecting, a source electrode is the monitor resistance Rm. It minds and connects with the ground. Power-metal-oxide-semiconductor-field-effect-transistor transistor M2 which is the 2nd transistor Transistor M1 A drain electrode is an output terminal Po similarly. It connects and a gate electrode is the input signal terminal Vg. It connects. Transistor M2 The source electrode is directly connected to the ground. Thus, the output current Io By dividing into the power section and a detecting element, it is the monitor resistance Rm.

It carries out to detection and has come to be able to carry out insertion use. The current detector 10 has the electrical-potential-difference comparator COMP again. The non-inversed input terminal of the electrical-potential-difference comparator COMP is the 1st transistor M1. A source electrode and monitor resistance Rm The node of a between to electrical potential difference Vm It inputs. The inversed input terminal of the electrical-potential-difference comparator COMP inputs reference voltage Vrf from the positive electrode of the source of reference voltage where the negative electrode was grounded. [0003] Below, actuation of the current detector 10 is explained. Generally, it is the drain current Id of MOSFET. Vds is expressed with a degree type in approximation in a very small active region compared with Vgs.

[0004] Id =K-W/L -(Vgs-Vth) Vds -- for a proportionality constant and W/L, the width versus length of a channel and Vgs are [K / threshold voltage and Vds of the electrical potential difference between the gate sources and Vth] the electrical potential differences between the drain sources here.

[0005] Monitor resistance Rm When it assumes that a value is sufficiently small, it is a transistor M1. Current I1 which flows when it is ON Rm to depend The value for a voltage drop Vm (= I1 and Rm) is a transistor M1. It can ignore compared with ON state voltage Vds between the drain sources. When this condition is fulfilled, it sets at an upper ceremony and is both the FET transistor M1 and M2. It can consider that Vds(es) and Vgs(es) are equal respectively. Since it can consider that both the transistors M1 and the threshold voltage Vth of M2 are almost equal, it is the FET transistor M2. Drain current I2 FET transistor M1 Drain current I1 A ratio I2 / I1 It is set to I2 / I1 = (W2 / L2)/(W1 / L1) = n, and becomes fixed. Therefore, it is I1 if mirror ratio n is known. By detecting a value, the value of I2 (= n-I1), therefore Io (= (n+1) and I1) can be known. It is good as a value of n at 1000.

[0006] Io I1 I1 since it can consider that it is in proportionality Monitor resistance Rm to depend A part for a voltage drop Vm It compares with reference voltage Vrf (refer to drawing 2), and is Vm. By detecting having exceeded reference voltage Vrf, it is Io. It is detectable to have exceeded the predetermined value. In the current detector 10 of drawing 1, it is Vm. If reference voltage Vrf is exceeded, Comparator COMP is the current-limiting signal Co. It outputs (refer to drawing 2). Current-limiting signal Co By being outputted, it is the output current Io. It is detectable to have exceeded the predetermined value. Current-limiting signal Co For example, gate voltage Vg By inputting in the current-limiting circuit (not shown) to control, it is gate voltage Vg. It can be made zero and the MOSFET transistor M1 and M2 can be intercepted. [0007] as mentioned above, proper precision with the comparatively good division current which flows between MOSFETs by which on resistance was adjusted within the monolithic device -- **** -- since it is, the power-metal-oxide-semiconductor-fieldeffect-transistor current detector 10 enables measurement of the load current of a power equalization circuit etc. somewhat efficiently. Monitor resistance Rm It is Rm if it is 10 or less % of the on resistance of the detecting-element transistor M1. Current I1 which can be disregarded and is detected It becomes the output current / current mirror ratio, i.e., I2 / n, mostly.

[8000]

[Problem(s) to be Solved by the Invention] However, in fact, it is the detecting-element transistor M1 in order to suppress detection loss low. Channel width W1 Transistor M2

W2 It must compare and must design small (W1 <<W2). In that case, transistor M1 It compares with on resistance and is Rm. If it is made small to extent which can be disregarded, it is the resistance Rm for detection. It becomes inadequate [the generated electrical potential difference for detection] for usually driving the current-limiting circuit containing a comparator etc. Therefore, it cannot but stop using a to some extent big value for Rm, and is Rm. It becomes impossible to ignore. Then, the sum total resistance by the side of detection (mirror) swells up considerably, and there is a trouble that current mirror ratio will change. Namely, Rm If it cannot ignore, it is a transistor M1. M2 The electrical potential difference Vds between the drain sources becomes mutually equal less, current mirror ratio is out of order by this, and detection precision worsens. [0009] This invention aims at offering the current detector where detection precision is high in view of the above troubles.

[0010] Other purposes of this invention are offering a current detector without detection loss, without using the output current in a monitor circuit.
[0011]

[Means for Solving the Problem] Current detector 30 using two or more FET transistors which can be set to this invention in order to attain the above-mentioned purpose: Both drain electrodes are connected to the 1st power source Vdd. Both gate electrodes are the input signal terminals Vg. The 1st and 2nd connected transistors M1, M2 **; The 1st transistor M1 Constant current source Irf connected between a source electrode and the 2nd power source (ground); one input -- the 1st transistor M1 It connects with a source electrode. The input of another side is the 2nd transistor M2. Electrical-potential-difference comparator COMP connected to the source electrode and the output terminal; It has. The 2nd transistor M2 The potential and the 1st transistor M1 of a source electrode The output current Io which flows an output terminal by comparing the potential of a source electrode It is characterized by detecting an excess of a predetermined value. [0012]

[Function] In the current detector of this invention constituted as mentioned above Both transistors M1 and M2 Both the source potential V1 and V2 When exactly equal (V1 = V2), it is the ratio I2 of the drain current of both transistors / I1. It operates so that it may be set to I2 / I1 = (W2 / L2)/(W1 / L1) = n (mirror ratio). In order that I1 may take a predetermined value according to a constant current source Irf, it is output current Io = I2. It will be set to I2 > I1 and n if it flows exceeding the maximum allowed current value Imx. Then, V2 It falls and is V1 > V2. The comparator COMP which became and detected it is the current-limiting signal Co. It outputs.

[Example] The example of this invention is explained with reference to a drawing below. Drawing 3 shows the configuration of the current detector which is one example of this invention. two juxtaposition n channel MOS FET transistors M1 which made the current detector 30 in the monolithic device as shown in this drawing, and M2 from -- it changes. A transistor M1 and M2 A p channel may be used by circuitry as shown in drawing 5, and you may be MOSFET of other formats. MOSFET transistor M1 for detection which is the 1st transistor A drain electrode is connected to supply voltage Rhine Vdd, and a gate electrode is the input signal terminal Vg. It connects and the source electrode is connected to the ground which is the 2nd power source through the constant current source Irf. Power-metal-oxide-semiconductor-field-effect-transistor transistor M2 which

is the 2nd transistor Transistor M1 Similarly, a drain electrode is connected to supply voltage Rhine Vdd, and a gate electrode is the input signal terminal Vg. It connects. Transistor M2 A source electrode is the output current (load current) Io. Output terminal Po to take out It connects. Thus, it sets to this invention and is the output current Io. It is not dividing into the power section and a detecting element. Therefore, a detecting element affects an output side. The current detector 30 has the electrical-potentialdifference comparator COMP again. The non-inversed input terminal of the electricalpotential-difference comparator COMP is the 1st transistor M1. The node between a source electrode and a constant current source Irf to electrical potential difference V1 It inputs, the inversed input terminal of the electrical-potential-difference comparator COMP -- output terminal Po from -- electrical potential difference V2 It inputs. The electrical-potential-difference comparator COMP is the current-limiting output signal Co, if the reversal input value becomes smaller than a noninverting input value. It outputs. [0014] Below, actuation of the current detector 30 is explained. Because of explanation of operation, it is both the transistors M1 and M2. Both the source potential V1 and V2 It is assumed mutually that it is an equal (V1 = V2) thing. At this time, the electricalpotential-difference comparator COMP is the current-limiting signal Co. It does not output. Generally it is the drain current Id of MOSFET. Vds is expressed with a degree type like the above-shown in a very small active region compared with Vgs. [0015] Id =K-W/L By the -(Vgs-Vth) Vds above-mentioned assumption (V1 = V2), it is both the transistors M1 and M2. Electrical-potential-difference Vds(es) between the drain sources and electrical-potential-difference Vgs(es) between the gate sources are equal respectively. Both the transistors M1 and M2 Since it can consider that threshold voltage Vth is almost equal, it is the FET transistor M2. Drain current I2 FET transistor M1 The ratio I2 with the drain current I1 / I1 It is set to I2 / I1 =(W2 / L2)/(W1 / L1) =n. Thus, it is I1 when it shall operate according to mirror ratio n. By getting to know a value, the value of I2 (=n-I1), therefore Io (=I2 =n-I1) can be known. It is good as a value of n at 1000.

[0016] Thus, both the source potential V1 and V2 It is Io when equal. I1 Proportionality changes and it is *********. However, it is I1 by the constant current source Irf in fact. A predetermined value is taken. The output current Io, i.e., I2, A maximum allowed current value is set to Imx, and the current value of a constant current source Irf is set up with Imx/n. By doing so, it is I2. It is I1 when it flows exceeding Imx. Since it is still Irf (=Imx/n), it is set to I2 > I1 and n. Then, I2 = n-I1 Proportionality collapses and it is V2. It falls and is V1 > V2. It becomes. The comparator COMP which detected it is the current-limiting signal Co. It outputs (refer to drawing 4). Therefore, current-limiting signal Co By having been outputted, it is Io. It is detectable to have exceeded Imx. Current-limiting signal Co For example, gate voltage Vg By outputting to the current-limiting circuit (not shown) to control, it is gate voltage Vg. It is made zero and is the MOSFET transistor M1 and M2. It can intercept.

[0017]

[Effect of the Invention] This invention is the monitor resistance Rm which was experienced with the conventional technique since it was constituted as above-mentioned. The detection error to depend is avoidable, it is a high precision and the effectiveness of enabling detection/limit of the load current efficiently is acquired. Moreover, current I1 for detection in a monitor circuit It is supplied from the constant current source Irf, and is

the output current Io. Since a part is not necessarily used, it is Io. It is not affected, but effectiveness and precision are easy also for the design of an at best still more suitable stabilization circuit, and there is great effectiveness -- it is hard to be influenced by the service condition of a circuit.

TECHNICAL FIELD

[Industrial Application] This invention relates to a current detector. It is the circuit which used power metal-oxide semiconductor field effect transistor for the detail more, and is related with the highly precise current detector which detects that the output current exceeded the maximum allowed value, and intercepts MOSFET.

PRIOR ART

[Description of the Prior Art] Conventionally, there was a circuit as shown in drawing 1 as a current detector the voltage regulator using power metal-oxide semiconductor field effect transistor, and for Motor Driver. two juxtaposition n channel MOS FET transistors M1 which made the current detector 10 in the monolithic device as shown in this drawing, and M2 from -- it changes. MOSFET transistor M1 for detection which is the 1st transistor A drain electrode is the output current (load current) Io. Output terminal Po to receive Connecting, a gate electrode is the input signal terminal Vg. Connecting, a source electrode is the monitor resistance Rm. It minds and connects with the ground. Power-metal-oxide-semiconductor-field-effect-transistor transistor M2 which is the 2nd transistor Transistor M1 A drain electrode is an output terminal Po similarly. It connects and a gate electrode is the input signal terminal Vg. It connects. Transistor M2 The source electrode is directly connected to the ground. Thus, the output current Io By dividing into the power section and a detecting element, it is the monitor resistance Rm. It carries out to detection and has come to be able to carry out insertion use. The current detector 10 has the electrical-potential-difference comparator COMP again. The noninversed input terminal of the electrical-potential-difference comparator COMP is the 1st transistor M1. A source electrode and monitor resistance Rm The node of a between to electrical potential difference Vm It inputs. The inversed input terminal of the electricalpotential-difference comparator COMP inputs reference voltage Vrf from the positive electrode of the source of reference voltage where the negative electrode was grounded. [0003] Below, actuation of the current detector 10 is explained. Generally, it is the drain current Id of MOSFET. Vds is expressed with a degree type in approximation in a very small active region compared with Vgs.

[0004] Id =K-W/L -(Vgs-Vth) Vds -- for a proportionality constant and W/L, the width versus length of a channel and Vgs are [K / threshold voltage and Vds of the electrical potential difference between the gate sources and Vth] the electrical potential differences between the drain sources here.

[0005] Monitor resistance Rm When it assumes that a value is sufficiently small, it is a transistor M1. Current I1 which flows when it is ON Rm to depend The value for a voltage drop Vm (= I1 and Rm) is a transistor M1. It can ignore compared with ON state voltage Vds between the drain sources. When this condition is fulfilled, it sets at an upper ceremony and is both the FET transistor M1 and M2. It can consider that Vds(es) and Vgs(es) are equal respectively. Since it can consider that both the transistors M1 and the threshold voltage Vth of M2 are almost equal, it is the FET transistor M2. Drain current

I2 FET transistor M1 Drain current I1 A ratio I2 / I1 It is set to I2 / I1 =(W2 / L2)/(W1 / L1) =n, and becomes fixed. Therefore, it is I1 if mirror ratio n is known. By detecting a value, the value of I2 (= n-I1), therefore Io (= (n+1) and I1) can be known. It is good as a value of n at 1000.

[0006] Io I1 I1 since it can consider that it is in proportionality Monitor resistance Rm to depend A part for a voltage drop Vm It compares with reference voltage Vrf (refer to drawing 2), and is Vm. By detecting having exceeded reference voltage Vrf, it is Io. It is detectable to have exceeded the predetermined value. In the current detector 10 of drawing 1, it is Vm. If reference voltage Vrf is exceeded, Comparator COMP is the current-limiting signal Co. It outputs (refer to drawing 2). Current-limiting signal Co By being outputted, it is the output current Io. It is detectable to have exceeded the predetermined value. Current-limiting signal Co For example, gate voltage Vg By inputting in the current-limiting circuit (not shown) to control, it is gate voltage Vg. It can be made zero and the MOSFET transistor M1 and M2 can be intercepted. [0007] as mentioned above, proper precision with the comparatively good division current which flows between MOSFETs by which on resistance was adjusted within the monolithic device -- **** -- since it is, the power-metal-oxide-semiconductor-fieldeffect-transistor current detector 10 enables measurement of the load current of a power equalization circuit etc. somewhat efficiently. Monitor resistance Rm It is Rm if it is 10 or less % of the on resistance of the detecting-element transistor M1. Current I1 which can be disregarded and is detected It becomes the output current / current mirror ratio, i.e., I2 / n, mostly.

EFFECT OF THE INVENTION

[Effect of the Invention] This invention is the monitor resistance Rm which was experienced with the conventional technique since it was constituted as above-mentioned. The detection error to depend is avoidable, it is a high precision and the effectiveness of enabling detection/limit of the load current efficiently is acquired. Moreover, current I1 for detection in a monitor circuit It is supplied from the constant current source Irf, and is the output current Io. Since a part is not necessarily used, it is Io. It is not affected, but effectiveness and precision are easy also for the design of an at best still more suitable stabilization circuit, and there is great effectiveness -- it is hard to be influenced by the service condition of a circuit.

TECHNICAL PROBLEM

[Problem(s) to be Solved by the Invention] However, in fact, it is the detecting-element transistor M1 in order to suppress detection loss low. Channel width W1 Transistor M2 W2 It must compare and must design small (W1 <<W2). In that case, transistor M1 It compares with on resistance and is Rm. If it is made small to extent which can be disregarded, it is the resistance Rm for detection. It becomes inadequate [the generated electrical potential difference for detection] for usually driving the current-limiting circuit containing a comparator etc. Therefore, it cannot but stop using a to some extent big value for Rm, and is Rm. It becomes impossible to ignore. Then, the sum total resistance by the side of detection (mirror) swells up considerably, and there is a trouble that current mirror ratio will change. Namely, Rm If it cannot ignore, it is a transistor M1.

M2 The electrical potential difference Vds between the drain sources becomes mutually equal less, current mirror ratio is out of order by this, and detection precision worsens. [0009] This invention aims at offering the current detector where detection precision is high in view of the above troubles.

[0010] Other purposes of this invention are offering a current detector without detection loss, without using the output current in a monitor circuit.

MEANS

[Means for Solving the Problem] Current detector 30 using two or more FET transistors which can be set to this invention in order to attain the above-mentioned purpose: Both drain electrodes are connected to the 1st power source Vdd. Both gate electrodes are the input signal terminals Vg. The 1st and 2nd connected transistors M1, M2 **; The 1st transistor M1 Constant current source Irf connected between a source electrode and the 2nd power source (ground); one input -- the 1st transistor M1 It connects with a source electrode. The input of another side is the 2nd transistor M2. Electrical-potential-difference comparator COMP connected to the source electrode and the output terminal; It has. The 2nd transistor M2 The potential and the 1st transistor M1 of a source electrode The output current Io which flows an output terminal by comparing the potential of a source electrode It is characterized by detecting an excess of a predetermined value. OPERATION

[Function] In the current detector of this invention constituted as mentioned above Both transistors M1 and M2 Both the source potential V1 and V2 When exactly equal (V1 =V2), it is the ratio I2 of the drain current of both transistors / I1. It operates so that it may be set to I2 / I1 =(W2 / L2)/(W1 / L1) =n (mirror ratio). In order that I1 may take a predetermined value according to a constant current source Irf, it is output current Io =I2. It will be set to I2 >I1 and n if it flows exceeding the maximum allowed current value Imx. Then, V2 It falls and is V1 >V2. The comparator COMP which became and detected it is the current-limiting signal Co. It outputs. EXAMPLE

[Example] The example of this invention is explained with reference to a drawing below. Drawing 3 shows the configuration of the current detector which is one example of this invention. two juxtaposition n channel MOS FET transistors M1 which made the current detector 30 in the monolithic device as shown in this drawing, and M2 from -- it changes. A transistor M1 and M2 A p channel may be used by circuitry as shown in drawing 5, and you may be MOSFET of other formats. MOSFET transistor M1 for detection which is the 1st transistor A drain electrode is connected to supply voltage Rhine Vdd, and a gate electrode is the input signal terminal Vg. It connects and the source electrode is connected to the ground which is the 2nd power source through the constant current source Irf. Power-metal-oxide-semiconductor-field-effect-transistor transistor M2 which is the 2nd transistor Transistor M1 Similarly, a drain electrode is connected to supply voltage Rhine Vdd, and a gate electrode is the input signal terminal Vg. It connects. Transistor M2 A source electrode is the output current (load current) Io. Output terminal Po to take out It connects. Thus, it sets to this invention and is the output current Io. It is not dividing into the power section and a detecting element. Therefore, a detecting

element affects an output side. The current detector 30 has the electrical-potentialdifference comparator COMP again. The non-inversed input terminal of the electricalpotential-difference comparator COMP is the 1st transistor M1. The node between a source electrode and a constant current source Irf to electrical potential difference V1 It inputs, the inversed input terminal of the electrical-potential-difference comparator COMP -- output terminal Po from -- electrical potential difference V2 It inputs. The electrical-potential-difference comparator COMP is the current-limiting output signal Co, if the reversal input value becomes smaller than a noninverting input value. It outputs. [0014] Below, actuation of the current detector 30 is explained. Because of explanation of operation, it is both the transistors M1 and M2. Both the source potential V1 and V2 It is assumed mutually that it is an equal (V1 = V2) thing. At this time, the electricalpotential-difference comparator COMP is the current-limiting signal Co. It does not output. Generally it is the drain current Id of MOSFET. Vds is expressed with a degree type like the above-shown in a very small active region compared with Vgs. [0015] Id =K-W/L By the -(Vgs-Vth) Vds above-mentioned assumption (V1 = V2), it is both the transistors M1 and M2. Electrical-potential-difference Vds(es) between the drain sources and electrical-potential-difference Vgs(es) between the gate sources are equal respectively. Both the transistors M1 and M2 Since it can consider that threshold voltage Vth is almost equal, it is the FET transistor M2. Drain current I2 FET transistor M1 The ratio I2 with the drain current I1 / I1 It is set to I2 / I1 =(W2 / L2)/(W1 / L1) =n. Thus, it is I1 when it shall operate according to mirror ratio n. By getting to know a value, the value of I2 (=n-I1), therefore Io (=I2 =n-I1) can be known. It is good as a value of n at 1000.

[0016] Thus, both the source potential V1 and V2 It is Io when equal. I1 Proportionality changes and it is **********. However, it is I1 by the constant current source Irf in fact. A predetermined value is taken. The output current Io, i.e., I2, A maximum allowed current value is set to Imx, and the current value of a constant current source Irf is set up with Imx/n. By doing so, it is I2. It is I1 when it flows exceeding Imx. Since it is still Irf (=Imx/n), it is set to I2 > I1 and n. Then, I2 = n-I1 Proportionality collapses and it is V2. It falls and is V1 > V2. It becomes. The comparator COMP which detected it is the current-limiting signal Co. It outputs (refer to drawing 4). Therefore, current-limiting signal Co By having been outputted, it is Io. It is detectable to have exceeded Imx. Current-limiting signal Co For example, gate voltage Vg By outputting to the current-limiting circuit (not shown) to control, it is gate voltage Vg. It is made zero and is the MOSFET transistor M1 and M2. It can intercept.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] The conventional current detector is shown.

[Drawing 2] It is a graph explaining actuation of the circuit of drawing 1.

[Drawing 3] The current detector according to one example of this invention is shown.

[Drawing 4] It is a graph explaining actuation of the circuit of drawing 3.


[Drawing 5] The current detector according to other examples of this invention is shown.


[Description of Notations]


30 Current Detector


Vdd Supply voltage


Vg Input signal electrical potential difference M1 The 1st transistor M2 The 2nd transistor Irf Constant current source Po Output terminal COMP Electrical-potential-difference comparator Io Output current














(19)日本国特許庁(JP)

(12) 特 許 公 報(B2)

(川)特許番号

第2570523号

(46)発行日 平成9年(1997)1月8日

(24) 登錄日 平成8年(1996)10月24日

(51) Int.CL		織別紀号	庁内整理番号	PI		技術表示體所
GOIR	19/165			G01R 19/	/165	L
G05F	1/10	304		G05F 1/	/10 3 0	4 L
	1/56	310		1,	/56 3 1	0 P

前求項の数1(全 5 頁)

(21)山麻番号	特顧平3-235706	(73)特許権者	
(22)出籍日	平成3年(1991)8月23日	(-1)	日本モトローラ株式会社 東京都維区南麻布 8 丁目20番1号
(65)公関番号	特 提平5-52880	(72)発明者	山村 哲久 東京都港区附席布3丁目20番1号 日本
(43)公陽日	平成5年(1993) 3月2日		モトローラ株式会社内
		(72)発明者	
			東京都継区附降布3丁目20番1号 日本 モトローラ株式会社内
		(74)代建人	弁理士 大貫 進介 (外1名)
		容査官	福口 信宏
		(56)参考文献	特爾 平3-75572 (JP, A)
			特與 平3-186770 (JP, A)
			特期 昭62-247288 (JP. A)

(54) 【発明の名称】 電流輸出回路

(57)【特許請求の範囲】

【請求項1】 複数個のFETトランジスタを用いた電 流検出回路において:

ドレイン電極が共に第1電源に接続され、ゲート電極が 共に入力信号端子に接続された第1および第2トランジ スタと;

前記第1トランジスタのソース電極と第2電源との間に 接続された定電流源と

一方の入力が前記第1トランジスタのソース電極に接続 され、他方の入力が前記第2トランジスタのソース電極 10 【従来の技術】従来、パワーMOSFETを用いた電源 および出力端子に接続された電圧比較器と;

を備え、

前記第2トランジスタのソース電極の電位と前記第1ト ランジスタのソース電極の電位とを比較することによっ て前記出力端子を流れる出力電流の所定値超過を安定的

に検出することを特徴とする電流検出回路。

【発明の詳細な説明】

[0001]

【産業上の利用分野】本発明は、電流検出回路に関する ものである。より詳細には、パワーMOSFETを用い た回路であって、出力電流が最大許容値を越えたことを 検出しMOSFETを遮断する高精度の電流検出回路に 関するものである。

[0002]

用ICやモータドライバー用の電流検出回路として、図 1に示すような回路があった。同図に示されるように、 電流検出回路10は、モノリシックデバイス内に作った 2個の並列nチャネルMOSFETトランジスタM1、 M2 から成る。第1のトランジスタである検出用MOS

FETトランジスタM1 のドレイン電極は出力電流(負 荷電流)!o を受ける出力端子Po に接続され、ゲート 電極は入力信号端子Vg に接続され、ソース電便はモニ ター抵抗Rmを介してアースに接続されている。第2の トランジスタであるパワーMOSFETトランジスタM 2 は、トランジスタM1 と同様に、ドレイン電極が出力 端子Po に接続され、ゲート電極が入力信号端子Vg に 接続されている。トランジスタM2 のソース電極はアー スに直接に接続されている。このように出力電流 Lo を パワー部と検出部とに分割することによって、モニター 19 抗Rm が検出部トランジスタM1のオン抵抗の10パー 抵抗Rm を検出用として挿入使用できるようになってい る。電流検出回路10はまた、電圧比較器COMPを有 する。電圧比較器COMPの非反転入力端子は、第1の トランジスタM1 のソース電極とモニター抵抗Rm との 間のノードから電圧Vmを入力する。電圧比較器COM Pの反転入力端子は、負極がアースされた基準電圧額の 正極から基準電圧Vrfを入力する。

3

【0003】以下に、電流検出回路10の動作について 説明する。一般に、MOSFETのドレイン電流 I d は、VosがVosに比べて極めて小さい動作領域において、20、きる程度に小さくすると、検出用抵抗Rm で発生した検 は、近似的に次式で表される。

[0.004] Id = $\mathbb{K} \cdot \mathbb{W} / \mathbb{L} \cdot (V_{QS} - V_{Th})$ Vds ことに、Kは比例定数、W/Lはチャネルの幅対長さ、 Vosはゲートソース間弯圧、Vithは瞬値弯圧、Vidsはド レインソース間電圧である。

【0005】モニター抵抗Rm の値が十分小さいと仮定 すると、トランジスタM1 がオンのときに流れる電流! 1 によるRm の電圧降下分Vm (= I1 · Rm)の値 が、トランジスタM1 のドレインソース間オン電圧Vib に比べて無視できる。この条件が満たされていると、上 30 式において、両FETトランジスタM1、M2 のVosど うしおよびVasどうしをそれぞれ等しいとみなせる。両 トランジスタM1、M2の間値電圧V thはほぼ等しいと みなせるので、FETトランジスタM2 のドレイン電流 !2 &FETトランジスタM1 のドレイン電流 11 との 比I2/|1が、|2/I1=(W2/L2)/(W1 /L1)=nとなり、一定になる。したがってミラー比 nが分かっていれば、 11 の値を検出することにより、 ||2 (=n・||1)の値 ゆえに||5 (=(n+1)-!1)を知ることができる。nの値としてたとえば1000 40

【0006】【ロと!1 が比例関係にあるとみなせるこ とから、!1 によるモニター抵抗Rm の電圧降下分Vm を基準電圧Vrfと比較し(図2参照)、Vm が基準電圧 Vrfを越えたことを検出することによって、!o が所定 値を越えたことを検出することができる。図1の電流検 出回路!()では、Vn が基準電圧Vrfを越えると、比較 器COMPが電流制限信号Coを出力する(図2参 照)。鶯纔制限信号Co が出力されるととにより、出力。 電流 Io が所定の値を越えたことを検出することができ 50 ることを特徴とするものである。

る。電流制限信号Co をたとえばゲート電圧Va を制御 する電流制限回路(図示せず)内に入力することによっ て、ゲート電圧Vg をゼロにし、MOSFETトランジ スタM1、M2を遮断することができる。

【0007】上記のように、モノリシックデバイス内で オン抵抗が整合されたMOSFET間を流れる分割電流 は比較的良好な固有精度をもっているので、パワーMO SFET電流検出回路10は、ある程度効率良くパワー 調整回路等の負荷電流の測定を可能にする。モニター抵 セント以下であれば、Rm を無視することができ、検出 する電流 11 は、ほぼ出力電流/電流ミラー比。つまり 12/nになる。

[0008]

【発明が解決しようとする課題】しかしながら、実際に は、検出損失を低く抑えるために検出部トランジスタM 1 のチャネル帽W1 をトランジスタM2 のW2 に比べて **小さく(W1 < < W2)設計しなければならず。その場** 台にトランジスタM1 のオン抵抗に比べてRm を無視で 出用電圧では通常、比較器等を含む電流制限回路をドラ イブするには不十分となる。従って、Rakkはある程度 大きな値を使用せざるを得なくなり。 Rm を無視できな くなる。すると、検出(ミラー)側の合計抵抗がかなり 膨れ上がり、電流ミラー比が変わってしまうという問題 点がある。すなわち、Rm を無視できないと、トランジ スタM1 とM2 とのドレインソース間電圧Visが互いに 等しくなくなってしまい。これにより電流ミラー比が狂 ってしまい検出結度が悪くなる。

【①①09】本発明は、上記のような問題点に鑑み、検 出籍度の高い電流検出回路を提供することを目的として

【①①】①】本発明の他の目的は、モニター回路におい て出力電流を利用せずに、検出損失のない電流検出回路 を提供することである。

[0011]

【課題を解決するための手段】上記目的を達成するため に、本発明における複数個のFETトランジスタを用い た電流検出回路30は: ドレイン電極が共に第1電源 Vddに接続され、ゲート電優が共に入力信号端子Vg に 接続された第1 および第2トランジスタM1、M2 と;

第1トランジスタM1 のソース電極と第2電源(アー ス)との間に接続された定電流源!rfと: 一方の入力 が第1トランジスタM1 のソース電極に接続され、他方 の入力が第2トランジスタM2 のソース電極および出力 端子に接続された電圧比較器COMPと: を備え、 第2トランジスタM2 のソース電極の電位と第1トラン ジスタM1 のソース電極の電位とを比較することによっ て出力端子を流れる出力電流 lo の所定値超過を検出す

(3)

特許2570523

[0012]

[0013]

【作用】上記のように構成した本発明の電流検出回路に おいては、両トランジスタM1. M2 の両ソース電位V1 、 V 2 がちょうど等しい (V1 = V2) ときに、両ト ランジスタのドレイン電流の比[2/【1が、【2/[1 = (W2/L2)/(W1/L1) = n(ミラー此)となるように動作する。定電流源!rfにより!1は所定 の値をとるため、出力電流 Lo = 12 が最大許容電流値 !mxを越えて流れると、 I 2 >!1 ・n となる。すると V2 が低下しV1 > V2 となり、それを検出した比較器 10 い。 COMPが、電流制版信号Co を出力する。

5

【実施例】以下に本発明の実施例について図面を参照し て説明する。図3は、本発明の一実施例である電流検出 回路の構成を示す。同図に示されるように、電流検出回 踏30は、モノリシックデバイス内に作った2個の並列 nチャネルMOSFETトランジスタM1、M2 から成 る。トランジスタM1 、M2 は、図5に示すような回路 機成によりゅチャネルを使用しても良く、他の形式のM OSFETであっても良い。第1のトランジスタである 2G 検出用MOSFETトランジスタM1 のドレイン電極は 電源電圧ラインVddに接続され、ゲート電極は入力信号 端子Vg に接続され、ソース電極は定電液源!rriを介し て第2年額であるアースに接続されている。第2のトラ ンジスタであるパワーMOSFETトランジスタM2 は、トランジスタM1 と同様に、ドレイン電極が電源電 圧ラインVaは接続され、ゲート電極が入力信号端子V g に接続されている。トランジスタM2 のソース電極は 出力電流(負荷電流)!。を取り出す出力幾子Po に接 Io をパワー部と検出部とに分割していない。そのた め、検出部が出力側に影響を及ぼさないようになってい る。電流検出回路30はまた、電圧比較器COMPを有 する。電圧比較器COMPの非反転入力繼子は、第1の トランジスタM1 のソース電極と定電流源! rfとの間の ノードから電圧V1を入力する。電圧比較器COMPの 反転入力端子は、出力端子Po から電圧V2 を入力す る。電圧比較器COMPは、その反転入力値が非反転入 力値より小さくなると、電流制限出力信号Co を出力す

【0014】以下に、電流検出回路30の動作について 説明する。動作の説明のために、両トランジスタM1、 M2 の両ソース電位V1. V2 を互いに等しい (V1 = V2)ものと仮定する。このとき、電圧比較器COMP は電流制限信号Co を出力しない。一般にMOSFET のドレイン電流Idは、VdsがVqsに比べて極めて小さ い動作領域においては、前獨と同様に次式で表される。 [0.015] Id = $K \cdot W/L \cdot (V_{qs} - V_{th})$ Vds 上記仮定(V1 =V2)により、両トランジスタM1 、 M2 のドレインソース間電圧V tsどうしおよびゲートソ 50 M1 第1トランジスタ

ース間電圧Vasどうしがそれぞれ等しい。両トランジス タM1、M2の関値電圧Vthはほぼ等しいとみなせるの で、FETトランジスタM2 のドレイン電流!2 とFE TトランジスタM1 のドレイン電流Ⅰ1との比!2 /Ⅱ1 $U_1 = (V_2 / L_2) / (V_1 / L_1) =$ nとなる。このようにミラー比nにしたがって動作して いるものとすると、!1 の値を知ることにより、 12 (=n·!1)の値、ゆえに!o (= [2 = n・]1) を知ることができる。nの値としてたとえば1900で良

6

【0016】とのように両ソース電位V1、V2が等し いときは、 jo と j 1 の比例関係が成り立つている。と ころが、実際には定電流源 Infにより I1 は所定の値を とる。出力電流 Io 、すなわち!2 の最大許容電流値を !mxとし、定電流源!rfの電流値を!mx/nと設定して おく。そうすることにより、 i 2 が l mxを越えて流れた とき、! 1 は [rf (= | mx/n) のままであることか ら、I2 > !1・nとなる。するとI2 = n・I1の比 例関係が崩れ、V2 が低下しV1 > V2 となる。それを 検出した比較器COMPが、電流制限信号Co を出力す る(図4参照)。したがって、電流制限信号Coが出力 されたことによって、 lo が l mxを越えたことを検出す ることができる。電流制限信号Co をたとえばゲート電 圧Vq を制御する電流制限回路(図示せず)に出力する ことによって、ゲート電圧 Vg をゼロにし、MOSF E TトランジスタM1 、M2 を運断することができる。 [0017]

【発明の効果】本発明は、上述のとおり構成されている ので、従来技術で経験したようなモニター抵抗Rmによ 続されている。このように本発明においては、出力電流 30 る領出誤差を回避することができ、高い精度でかつ効率 良く負荷電流の検出/制限を可能にするという効果が得 られる。また、モニター回路での検出用電流!1 は定電 流源 I rfから供給されており、出力電流 Lo の一部を利 用するわけではないので、Lo に影響を与えず、効率・ 精度が良く、さらに適当な安定化回路の設計も容易であ り回路の使用条件による影響も受けにくいなど。多大の 効果がある。

【図面の簡単な説明】

【図1】従来の電流検出回路を示す。

【図2】図1の回路の動作を説明するグラフである。

【図3】本発明の一実施例にしたがった電流検出回路を 元寸.

【図4】図3の回路の動作を説明するグラフである。

【図5】本発明の他の実施例にしたがった電流検出回路 を示す。


【符号の説明】


30 電流検出回路

Vdd 電源電圧

Va 入力信号電圧

http://www4.ipdl.ncipi.go.jp/tjcontentdben.ipdl?N0000=21&N0400=image/gif&N0401=/...






(5)

特許2570523





[図5]



